SystemVerilog Assertions (SVA) – Training Overview
This session introduces the fundamentals of SystemVerilog Assertions, focusing on:
-
Concurrent Assertions for temporal checks over time
-
Sequential Expressions to describe ordered events
-
Common SVA Operators (
##,[*],|->,|=>, etc.) and their usage
The training includes examples within a verification environment to validate protocol compliance, timing checks, and functional requirements.
